CVEs (6)
CVE VENDORS PRODUCTS UPDATED PUBLISHED CVSS |
|---|
1Amd 71Ryzen 3 5100 Firmware Ryzen 3 5125c FirmwareRyzen 3 5300g Firmware+68 moreNov 21, 2024 Nov 14, 2023 N/A· v4 8.1 HIGH· v3 N/A· v2 A race condition in System Management Mode (SMM) code may allow an attacker using a compromised user space to leverage CVE-2018-8897 potentially resulting in privilege escalation.
|
1Amd 71Ryzen 3 5100 Firmware Ryzen 3 5125c FirmwareRyzen 3 5300g Firmware+68 moreNov 21, 2024 Nov 14, 2023 N/A· v4 7.8 HIGH· v3 N/A· v2 Insufficient protections in System Management Mode (SMM) code may allow an attacker to potentially enable escalation of privilege via local access.
|
1Amd 71Ryzen 3 5100 Firmware Ryzen 3 5125c FirmwareRyzen 3 5300g Firmware+68 moreNov 21, 2024 Nov 14, 2023 N/A· v4 7.8 HIGH· v3 N/A· v2 Insufficient protections in System Management Mode (SMM) code may allow an attacker to potentially enable escalation of privilege via local access.
|
1Amd 104Ryzen 3 3100 Firmware Ryzen 3 3200g FirmwareRyzen 3 3200u Firmware+101 moreApr 9, 2025 Jan 11, 2023 N/A· v4 5.5 MEDIUM· v3 N/A· v2 Failure to validate the integer operand in ASP (AMD Secure Processor) bootloader may allow an attacker to introduce an integer overflow in the L2 directory table in SPI flash resulting in a potential denial of service. |
1Amd 63Athlon 3050ge Firmware Athlon 3150g FirmwareAthlon 3150ge Firmware+60 moreNov 21, 2024 Feb 4, 2022 N/A· v4 7.5 HIGH· v3 5.0 MEDIUM· v2 When combined with specific software sequences, AMD CPUs may transiently execute non-canonical loads and store using only the lower 48 address bits potentially resulting in data leakage. |
1Amd 112Epyc 7002 Firmware Epyc 7003 FirmwareEpyc 7232p Firmware+109 moreNov 21, 2024 Nov 16, 2021 N/A· v4 5.5 MEDIUM· v3 2.1 LOW· v2 Insufficient DRAM address validation in System Management Unit (SMU) may result in a DMA read from invalid DRAM address to SRAM resulting in SMU not servicing further requests. |